JPH0513560B2 - - Google Patents

Info

Publication number
JPH0513560B2
JPH0513560B2 JP29162686A JP29162686A JPH0513560B2 JP H0513560 B2 JPH0513560 B2 JP H0513560B2 JP 29162686 A JP29162686 A JP 29162686A JP 29162686 A JP29162686 A JP 29162686A JP H0513560 B2 JPH0513560 B2 JP H0513560B2
Authority
JP
Japan
Prior art keywords
wiring
layer
ceramic substrate
polyimide resin
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP29162686A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63144599A (ja
Inventor
Tatsuo Inoe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP29162686A priority Critical patent/JPS63144599A/ja
Publication of JPS63144599A publication Critical patent/JPS63144599A/ja
Publication of JPH0513560B2 publication Critical patent/JPH0513560B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP29162686A 1986-12-09 1986-12-09 多層回路基板 Granted JPS63144599A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29162686A JPS63144599A (ja) 1986-12-09 1986-12-09 多層回路基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29162686A JPS63144599A (ja) 1986-12-09 1986-12-09 多層回路基板

Publications (2)

Publication Number Publication Date
JPS63144599A JPS63144599A (ja) 1988-06-16
JPH0513560B2 true JPH0513560B2 (en]) 1993-02-22

Family

ID=17771391

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29162686A Granted JPS63144599A (ja) 1986-12-09 1986-12-09 多層回路基板

Country Status (1)

Country Link
JP (1) JPS63144599A (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3087899B2 (ja) * 1989-06-16 2000-09-11 株式会社日立製作所 厚膜薄膜混成多層配線基板の製造方法
JP2712936B2 (ja) * 1991-10-02 1998-02-16 日本電気株式会社 ポリイミド多層配線基板およびその製造方法
JPH0828580B2 (ja) * 1993-04-21 1996-03-21 日本電気株式会社 配線基板構造及びその製造方法

Also Published As

Publication number Publication date
JPS63144599A (ja) 1988-06-16

Similar Documents

Publication Publication Date Title
US5081563A (en) Multi-layer package incorporating a recessed cavity for a semiconductor chip
US5049979A (en) Combined flat capacitor and tab integrated circuit chip and method
US5696032A (en) Tape application platform and processes therefor
US6326696B1 (en) Electronic package with interconnected chips
JPH08167630A (ja) チップ接続構造
US7023097B2 (en) FBGA arrangement
JP3610661B2 (ja) 三次元積層モジュール
US4578304A (en) Multilayer wiring substrate
JPH06163794A (ja) メタルコアタイプの多層リードフレーム
JP3061059B2 (ja) Icパッケージ
JPH0575014A (ja) 半導体チツプの実装構造
JPH0513560B2 (en])
JPH0554697B2 (en])
CN100552940C (zh) 半导体元件埋入承载板的叠接结构
JPH025028B2 (en])
JPS6290959A (ja) 半導体装置の製造方法
JPH0286159A (ja) 半導体装置
JPS5815264A (ja) マルチチツプパツケ−ジ
JPS60154596A (ja) 多層配線基板
JPH11508409A (ja) 向上したパッド設計による電子パッケージ
JP2004214285A (ja) 部品内蔵モジュール
JPS63144598A (ja) 多層回路基板
TWI286456B (en) Multi-layer circuit board integrated with electronic elements and method for fabricating the same
JPS621258A (ja) マルチチツプパツケ−ジ
JPS6159534B2 (en])

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees